What do you mean by Synthesis

What do you mean by Synthesis? Describe in brief.




Synthesis is the phase in the design flow that is concerned with translating your Verilog code into the gates and that is putting it very easily! First of all, the Verilog should be written in a particular manner for the synthesis tool which you are using. Obviously a synthesis tool does not really produce gates-it will output a netlist of the design which you have synthesized that symbolizes the chip that can be fabricated via an ASIC or FPGA vendor.

   Related Questions in Computer Engineering

2015 ©TutorsGlobe All rights reserved. TutorsGlobe Rated 4.8/5 based on 34139 reviews.