--%>

Result of excess voltage to CMOS devices

Describe what will happen when excess gate voltage is provided to the CMOS devices?

E

Expert

Verified

Due to the thin layer of silicon dioxide between the gate and substrate, CMOS devices are having very high input resistance (estimated as infinite).The insulating layer is kept as thin as possible in order to provide the gate to have more control over the drain current .Thus, when the excess gate voltage is provided, the CMOS device will be easily destroyed.

   Related Questions in Electrical Engineering

  • Q : Define IIR filter Define IIR filter?

    Define IIR filter? List some of the merits and de-merits of the FIR filter?

  • Q : Calculate the maximum thickness of the

    Excess minority carriers are injected within a thin slice of doped semiconductor of uniform cross-sectional region and are permitted to diffuse across the material. There diffusion coefficient for the material is 50cm2s-1 as well as the minority

  • Q : Alternative terms for data mining

    Provide some of the alternative terms for data mining.

  • Q : Calculate maximum length of cable when

    A simple transistor buffer is needed to drive a length coaxial cable containing a capacitance of 100pF per meter length. The whole steady-state power dissipation of the buffer should not exceed 250mW and the propagation delay of a pulse transmitted along the cable sho

  • Q : Instructions supported by 8051 Describe

    Describe the various groups of the instructions that is supported by 8051?

  • Q : Significance of Cogeneration

    Significance of Cogeneration: It decreases energy costs and green house gas emissions usually by upto two-third. In addition to decreasing in cost, cogeneration too rises resource utilization. It provides major economic and environmental facilities si

  • Q : What is backward difference Explain

    Explain what is meant by the term backward difference?

  • Q : Differentiates synchronous and

    Illustrates the differences between synchronous and iso-synchronous communication?

  • Q : Checksum checker side List out the

    List out the steps followed is checksum checker side.

  • Q : Determine expressions for the output HI

    Draw an estimated input-output transfer characteristic for the loaded inverter circuit demonstrated below. Determine expressions for the output HI and LO logic voltages as well as the critical maximum input logic LO voltage ViL max. Obtain an expression for