--%>
Assignment Help - homework help

Reducing state space of code

What is the way to reduce the state space of the code during model checking?

E

Expert

Verified

One way to dramatically reduce the state space of this code during model checking is to:

A) Replace the time variables with non-deterministic choices (e.g., a simple integer whose value can becontrolled by the model checker and possibly kept to a restricted range), and

B) ?Replace all time comparisons with a simple non-deterministic Boolean choice.

The problem with doing this across the entire program is that it may involve modifications to many parts of the code—everywhere the corresponding variable has been used or referenced. This is a time-consuming task for realistic systems and is error-prone.

   Related Questions in Programming Languages

  • Q : Differentiate between MFC and Win32

    Differentiate between MFC and Win32?

    		•
  • Q : Difference between the choice and list

    Illustrate the difference between the choice and list?

    		•
  • Q : What is High level programming language

    High level programming language: Languages like Ada, Java, C++, and so on which give programmers with features like control structures, classes, methods, packages, and so forth. Such features are mostly independent of any specific instruction set, and

    		•
  • Q : Define Peer Peer : It is a term

    Peer: It is a term employed of the Abstract Windowing Toolkit (AWT) to refer to the underlying classes which give the platform-specific implementation of the component classes.

    		•
  • Q : Ways to select HTML Tag Instances

    Explain the different ways in order to select the HTML Tag Instances.

    		•
  • Q : Define Unconditional Jumps

    Unconditional Jumps: Jumps which are not strictly upwards in the block hierarchy can require extensive control-flow manipulation, including creation of redundant code, and should be avoided if possible. Such jumps add considerable modeling overhead fo

    		•
  • Q : State the term VHDL or Verilog State

    State the term VHDL or Verilog? Answer: VHDL is extremely high speep integrated chips hardware descripted language as well as verilog is use to verify logic.

    		•
  • Q : Introduction to Programming for

    The purpose of this assignment is to get you started with C++ programming. You'll develop simple programs (with input and output) to solve simple mathematical and engineering problems. 1. Write a program to compute the area A of an

    		•
  • Q : Define Number base Number base : The

    Number base: The base employed to interpret the numerical characters. Binary notation is base 2 and decimal notation is base 10, for illustration.

    		•
  • Q : Write a program to display its negative

    Write a program in object code that reads a single digit decimal number and displays its negative in binary.  To do this, you must first read the number as a character and then convert it to its numeric value, as discussed in class.  Then, you're going to change this to a negative numbe

    		•