register-to-register architecturein this


Register-to-Register Architecture

In this organization results and operands are not accessed straight from main memory by scalar or vector registers. The vectors that are needed currently can be stored in CPU registers. Cray-1 computer accepts this architecture for vector instructions and its CPY comprise 8 vector registers. Every register is able to storing a 64 element vector where one element is of 8 bytes.

Request for Solution File

Ask an Expert for Answer!!
Computer Engineering: register-to-register architecturein this
Reference No:- TGS0323859

Expected delivery within 24 Hours